This paper presents a study on a dual-path compliant interconnect design which attempts to improve the balance between mechanical compliance and electrical parasitics by using multiple electrical paths in place of a single electrical path. The high compliance of the parallel-path compliant interconnect structure will ensure the reliability of low-K dies. Implementation of this interconnect technology can be cost effective by using a wafer-level process and by eliminating the underfill process. Although an underfill is not required for thermomechanical reliability purposes, an underfill may be used for reducing contamination and oxidation of the interconnects and also to provide additional rigidity against mechanical loads. Therefore, this paper also examines the role of an underfill on the thermomechanical reliability of a dual-path compliant interconnect.
Skip Nav Destination
Article navigation
September 2013
Research-Article
Investigation of Dual Electrical Paths for Off-Chip Compliant Interconnects
Suresh K. Sitaraman
Suresh K. Sitaraman
e-mail: suresh.sitaraman@me.gatech.edu
Georgia Institute of Technology,
Atlanta, GA 30332-0405
The George W. Woodruff School of Mechanical Engineering
,Georgia Institute of Technology,
Atlanta, GA 30332-0405
Search for other works by this author on:
Suresh K. Sitaraman
e-mail: suresh.sitaraman@me.gatech.edu
Georgia Institute of Technology,
Atlanta, GA 30332-0405
The George W. Woodruff School of Mechanical Engineering
,Georgia Institute of Technology,
Atlanta, GA 30332-0405
Contributed by the Electronic and Photonic Packaging Division of ASME for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received November 19, 2012; final manuscript received March 23, 2013; published online June 4, 2013. Assoc. Editor: Yi-Shao Lai.
J. Electron. Packag. Sep 2013, 135(3): 031004 (7 pages)
Published Online: June 4, 2013
Article history
Received:
November 19, 2012
Revision Received:
March 23, 2013
Citation
Okereke, R., Kacker, K., and Sitaraman, S. K. (June 4, 2013). "Investigation of Dual Electrical Paths for Off-Chip Compliant Interconnects." ASME. J. Electron. Packag. September 2013; 135(3): 031004. https://doi.org/10.1115/1.4024112
Download citation file:
45
Views
Get Email Alerts
Cited By
Correlation Study on Voiding in Underfill of Large Quantity Ball Grid Array Chip Using Machine Learning
J. Electron. Packag (March 2025)
Effect of Dispensing Type On Void Formation Using Convolutional Neural Network
J. Electron. Packag
Related Articles
Development of G-Helix Structure as Off-Chip Interconnect
J. Electron. Packag (June,2004)
Improvement of Thermo-Mechanical Reliability of Wafer-Level Chip Scale Packaging
J. Electron. Packag (March,2018)
Advances in the Fabrication Processes and Applications of Wafer Level Packaging
J. Electron. Packag (June,2014)
Reliability Assessment of Wafer Level Packages With Novel FeNi Under Bump Metallization
J. Electron. Packag (September,2015)
Related Proceedings Papers
Related Chapters
Structural Performance of Thermo-Active Foundations
Thermoactive Foundations for Sustainable Buildings
Data Tabulations
Structural Shear Joints: Analyses, Properties and Design for Repeat Loading
Defining Joint Quality Using Weld Attributes
Ultrasonic Welding of Lithium-Ion Batteries