Nonconductive film (NCF) interconnection technology is now being used for the ultrafine pitch interconnections in chip-on-glass (COG) packaging. In comparison to traditional anisotropic conductive film (ACF) technology, NCF can reach less than 10μm ultrafine pitch interconnection, while ACF just reaches the limit of 30μm. For NCF interconnection technology used in COG bonding, it needs a higher bonding pressure and temperature than those in ACF bonding, so the warpage is very important for the reliability of the package. In this paper, an exploring study investigated the effects of the structure design and bonding process on the warpage in a COG module. The warpage increased linearly with the increase in bonding head temperature and bonding force, but it decreased with the increase in substrate temperature, substrate thickness, and chip thickness. The large temperature difference between the substrate and chip produced a high thermal stress, and the large bonding force generated a high mechanical stress. The thermal and mechanical stresses were the reasons for warpage in a COG module. For the high reliability, the design and bonding process to the COG module with NCF should adopt a thick substrate, an appropriate bonding force, and a low temperature difference.

1.
Wang
,
Z. P.
, 2003, “
Challenges in the Reliability Study of Chip-on-Glass (COG) Technology for Mobile Display Applications
,”
2003 Electronics Packaging Technology Conference
, pp.
595
599
.
2.
Rajeev
,
J.
, 1998, “
Chip on Glass Interconnect for Row/Column Driver Packaging
,”
Microelectron. J.
0026-2692,
29
(
6
), pp.
343
349
.
3.
Yuan
,
F.
, and
Zhang
,
J.
, 2007, “
Interface Study of Chip on Glass (COG) Micro-Interconnection Using Non-Conductive Film in LCDs Driver IC Packaging Application
,”
2007 Conference on High Density Microsystem Design and Packaging and Component Failure Analysis
, pp.
318
321
.
4.
Kang
,
U. B.
, and
Kim
,
Y. H.
, 2004, “
A New COG Technique Using Low Temperature Solder Bumps for LCD Driver IC Packaging Applications
,”
IEEE Trans. Compon. Packag. Technol.
1521-3331,
27
(
2
), pp.
253
258
.
5.
Yim
,
M. J.
, and
Paik
,
K. W.
, 2006, “
Recent Advances on Anisotropic Conductive Adhesives (ACAs) for Flat Panel Displays and Semiconductor Packaging Applications
,”
Int. J. Adhes. Adhes.
0143-7496,
26
(
5
), pp.
304
313
.
6.
Zhang
,
J. H.
,
Chan
,
Y. C.
,
Alam
,
M. O.
, and
Fu
,
S.
, 2003, “
Contact Resistance and Adhesion Performance of ACF Interconnections to Aluminum Metallization
,”
Microelectron. Reliab.
0026-2714,
43
(
8
), pp.
1303
1310
.
7.
Zhang
,
J. H.
, and
Chan
,
Y. C.
, 2003, “
Research on the Contact Resistance, Reliability, and Degradation Mechanisms of Anisotropically Conductive Film Interconnection for Flip-Chip-on-Flex Applications
,”
J. Electron. Mater.
0361-5235,
32
(
4
), pp.
228
234
.
8.
Teh
,
L. K.
,
Wong
,
C. C.
,
Mhaisalkar
,
S.
,
Ong
,
K.
,
Teo
,
P. S.
, and
Wong
,
E. H.
, 2004, “
Characterization of Nonconductive Adhesives for Flip-Chip Interconnection
,”
J. Electron. Mater.
0361-5235,
33
(
4
), pp.
271
276
.
9.
Teha
,
L. K.
,
Anto
,
E.
,
Wong
,
C. C.
,
Mhaisalkar
,
S. G.
,
Wong
,
E. H.
,
Teo
,
P. S.
, and
Chen
,
Z.
, 2004, “
Development and Reliability of non-conductive adhesive flip-chip packages
,”
Thin Solid Films
0040-6090,
462/463
, pp.
446
453
.
10.
Ding
,
H.
,
Ume
,
I. C.
, and
Zhang
,
C.
, 2004, “
Warpage Analysis of Underfilled Wafers
,”
ASME J. Electron. Packag.
1043-7398,
126
(
2
), pp.
265
270
.
11.
Beh
,
K. S.
,
Ourdjini
,
A.
,
Venkatesh
,
V. C.
, and
Khong
,
Y. L.
, 2002, “
Finite Element Analysis of Substrate Warpage During Die Attach Process
,”
Proceedings of the Fourth International Symposium Electronic Materials and Packaging
, pp.
94
98
.
12.
Shen
,
Y. K.
,
Liao
,
J. H.
, and
Zhao
,
W. X.
, 2004, “
Study on Warpage and Shrinkage of Flip Chip Encapsulation Process
,”
Int. Commun. Heat Mass Transfer
0735-1933,
31
(
5
), pp.
693
702
.
13.
Kim
,
B. Y.
,
Chen
,
Z. G.
, and
Kim
,
Y. H.
, 2005, “
The COG Bonding Using Sn Bump and Non-Conductive Adhesive
,” International Conference & Exhibition on Micro-, Electro-Mechanical, Opto & Nano Systems, pp.
582
585
.
14.
Yeh
,
C. P.
,
Zhou
,
W. X.
, and
Wyatt
,
K.
, 1996, “
Parametric Finite-Element Analysis of Flip-Chip Structures
,”
Int. J. Microcircuits Electron. Packag.
1063-1674,
19
, pp.
120
127
.
15.
Michaelides
,
S.
, and
Sitaraman
,
S. K.
, 1999, “
Die Cracking and Reliable Die Design for Flip-Chip Assemblies
,”
IEEE Trans. Adv. Packag.
1521-3323,
22
(
4
), pp.
602
613
.
16.
Hanna
,
C. E.
, and
Sitaraman
,
S. K.
, 1999, “
Role of Underfill Materials and Thermal Cycling on Die Stresses
,”
Adv. Electron. Circuit Packag.
0065-2520,
EEP-261
, pp.
795
801
.
You do not currently have access to this content.