Planarization needs for integrated circuit (IC) technology focus on feature-scale (100nm–1μm) and die-scale (5mm-20mm) dimensions. As three-dimensional (3D) integration moves from die-by-die assembly to wafer-level integration to provide a higher density of low electrical parasitic vertical interconnects (or vias), wafer-level planarization needs to be considered. Planarization needs depend upon the 3D technology platform approach (such as (1) blanket bonding followed by inter-wafer interconnect processing or via-first processing followed by bonding and thinning to expose the vias and (2) the number of wafers in a 3D stack) and the processing conditions used in fabricating the wafers to be 3D integrated (in particular, the built-in stress levels and post-bonding thermal processing budget). This invited presentation includes a summary of the current interest in wafer-level 3D integration in both the academic and industrial research community. Wafer-level planarization issues with different technology platforms are presented, and the limited results presented in the literature to date are summarized. The importance of wafer-level planarization compared to bonding, thinning and wafer-to-wafer alignment is discussed.
Skip Nav Destination
World Tribology Congress III
September 12–16, 2005
Washington, D.C., USA
Conference Sponsors:
- Tribology Division
ISBN:
0-7918-4202-9
PROCEEDINGS PAPER
Global Planarization Requirements for Wafer-Level Three-Dimensional (3D) ICs
R. J. Gutmann,
R. J. Gutmann
Rensselaer Polytechnic Institute, Troy, NY
Search for other works by this author on:
J. J. McMahon,
J. J. McMahon
Rensselaer Polytechnic Institute, Troy, NY
Search for other works by this author on:
J.-Q. Lu
J.-Q. Lu
Rensselaer Polytechnic Institute, Troy, NY
Search for other works by this author on:
R. J. Gutmann
Rensselaer Polytechnic Institute, Troy, NY
J. J. McMahon
Rensselaer Polytechnic Institute, Troy, NY
J.-Q. Lu
Rensselaer Polytechnic Institute, Troy, NY
Paper No:
WTC2005-63492, pp. 365-366; 2 pages
Published Online:
November 17, 2008
Citation
Gutmann, RJ, McMahon, JJ, & Lu, J. "Global Planarization Requirements for Wafer-Level Three-Dimensional (3D) ICs." Proceedings of the World Tribology Congress III. World Tribology Congress III, Volume 2. Washington, D.C., USA. September 12–16, 2005. pp. 365-366. ASME. https://doi.org/10.1115/WTC2005-63492
Download citation file:
9
Views
Related Proceedings Papers
Related Articles
Fabrication Steps and Thermal Modeling of Three-Dimensional Asynchronous Field Programmable Gate Array (3D-AFPGA) With Through Silicon Via and Copper Pillar Bonding Approach
J. Electron. Packag (September,2020)
Overview and Outlook of Three-Dimensional Integrated Circuit Packaging, Three-Dimensional Si Integration, and Three-Dimensional Integrated Circuit Integration
J. Electron. Packag (December,2014)
Design and Fabrication of Microelectromechanical Systems
J. Mech. Des (December,1994)
Related Chapters
Wafer Logistics Information System for Integrated Circuit Foundry Supply Chain Management
International Conference on Advanced Computer Theory and Engineering, 4th (ICACTE 2011)
Concluding Remarks and Future Work
Ultrasonic Welding of Lithium-Ion Batteries
Component and Printed Circuit Board
Thermal Management of Telecommunications Equipment