The Internet of Things (IoT) consists of embedded low-power devices that collect and transmit data to centralized head nodes that process and analyze the data, and drive actions. The proliferation of these connected low-power devices will result in a data explosion that will significantly increase data transmission costs with respect to energy consumed and latency. Edge computing performs computations at the edge nodes prior to data transmission to interpret and/or utilize the data, thus reducing transmission costs. In this work, we seek to understand the interactions between IoT applications’ execution characteristics (e.g., compute/memory intensity, cache miss rates, etc.) and the edge nodes’ microarchitectural characteristics (e.g., clock frequency, memory capacity, etc.) for efficient and effective edge computing. Thus, we present a broad and tractable IoT application classification methodology and using this classification, we analyze the microarchitectural characteristics of a wide range of state-of-the-art embedded system microprocessors and evaluate the microprocessors’ applicability to IoT computation using various evaluation metrics. We also investigate and quantify the impact of leakage power reduction on the overall energy consumption across different architectures. Our work provides insights into the microarchitectural characteristics’ impact on system performance and efficiency for various IoT application requirements. Our work also provides a foundation for the analysis and design of a diverse set of microprocessor architectures for IoT edge computing.
Skip Nav Destination
ASME 2015 International Mechanical Engineering Congress and Exposition
November 13–19, 2015
Houston, Texas, USA
Conference Sponsors:
- ASME
ISBN:
978-0-7918-5757-1
PROCEEDINGS PAPER
Enabling Right-Provisioned Microprocessor Architectures for the Internet of Things
Tosiron Adegbija,
Tosiron Adegbija
University of Arizona, Tucson, AZ
Search for other works by this author on:
Anita Rogacs,
Anita Rogacs
Hewlett-Packard (HP) Laboratories, Palo Alto, CA
Search for other works by this author on:
Chandrakant Patel,
Chandrakant Patel
Hewlett-Packard (HP) Laboratories, Palo Alto, CA
Search for other works by this author on:
Ann Gordon-Ross
Ann Gordon-Ross
University of Florida, Gainesville, FL
Search for other works by this author on:
Tosiron Adegbija
University of Arizona, Tucson, AZ
Anita Rogacs
Hewlett-Packard (HP) Laboratories, Palo Alto, CA
Chandrakant Patel
Hewlett-Packard (HP) Laboratories, Palo Alto, CA
Ann Gordon-Ross
University of Florida, Gainesville, FL
Paper No:
IMECE2015-50173, V014T06A001; 10 pages
Published Online:
March 7, 2016
Citation
Adegbija, T, Rogacs, A, Patel, C, & Gordon-Ross, A. "Enabling Right-Provisioned Microprocessor Architectures for the Internet of Things." Proceedings of the ASME 2015 International Mechanical Engineering Congress and Exposition. Volume 14: Emerging Technologies; Safety Engineering and Risk Analysis; Materials: Genetics to Structures. Houston, Texas, USA. November 13–19, 2015. V014T06A001. ASME. https://doi.org/10.1115/IMECE2015-50173
Download citation file:
26
Views
Related Proceedings Papers
Related Articles
Conceptualization, Realization, and Validation of Distributed Cyber-Physical Systems for Sensing and Automation
Letters Dyn. Sys. Control (October,2023)
Safety of Radioactive Materials Transportation and Storing Assisted by Internet of Things
ASME J of Nuclear Rad Sci (July,2022)
Digital Twin-Driven Product Sustainable Design for Low Carbon Footprint
J. Comput. Inf. Sci. Eng (December,2023)
Related Chapters
Out-Of-Order Matrix Processor: Implementation and Performance Evaluation
International Conference on Advanced Computer Theory and Engineering (ICACTE 2009)
Towards Better Architecture for Web of Things
International Conference on Computer Engineering and Technology, 3rd (ICCET 2011)
Design of Low Power 1×3 Router
International Conference on Computer and Automation Engineering, 4th (ICCAE 2012)