Flip-chip electronic package undergoes thermal loading during its curing process and operational life. Due to the thermal expansion coefficient (CTE) mismatch of various components, the flip-chip assembly experiences various types of thermally induced stresses and strains. Experimental measurement of these stresses and strains is extremely tedious and rigorous due to the physical limitations in the dimensions of the flip-chip assembly. While experiments provide accurate assessment of stresses and strains at certain locations, a parallel finite element (FE) analysis and analytical study can complementarily determine the displacement, strain and stress fields over the entire region of the flip-chip assembly. Such combination of experimental, finite element and analytical studies are ideal to yield a successful stress analysis of the flip-chip assembly under the various loading conditions. In this study, a two-dimensional finite element model of the flip-chip consisting of the silicon chip, underfill, solder ball, copper pad, solder mask and substrate has been developed. Various stress components under thermal loading condition ranging from −40°C to 150°C have been determined using both the finite element and analytical methods. Stresses such as (σ11, σ12, ε12 etc. are extracted and analyzed for the individual components as well as the entire assembly, and the weakest positions of the flip-chip have been discovered. Detailed description of FE modeling is presented and the different failure modes of chip assembly are discussed.
Skip Nav Destination
ASME 2002 International Mechanical Engineering Congress and Exposition
November 17–22, 2002
New Orleans, Louisiana, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
0-7918-3648-7
PROCEEDINGS PAPER
Failure Prediction of Flip Chip Packages Using Finite Element Technique
S. Jeelani
S. Jeelani
Tuskegee University, Tuskegee, AL
Search for other works by this author on:
Abm Hasan
Tuskegee University, Tuskegee, AL
H. Mahfuz
Tuskegee University, Tuskegee, AL
M. Saha
Tuskegee University, Tuskegee, AL
S. Jeelani
Tuskegee University, Tuskegee, AL
Paper No:
IMECE2002-39675, pp. 319-328; 10 pages
Published Online:
June 3, 2008
Citation
Hasan, A, Mahfuz, H, Saha, M, & Jeelani, S. "Failure Prediction of Flip Chip Packages Using Finite Element Technique." Proceedings of the ASME 2002 International Mechanical Engineering Congress and Exposition. Electronic and Photonic Packaging, Electrical Systems Design and Photonics, and Nanotechnology. New Orleans, Louisiana, USA. November 17–22, 2002. pp. 319-328. ASME. https://doi.org/10.1115/IMECE2002-39675
Download citation file:
5
Views
Related Proceedings Papers
Related Articles
Potential Failure Sites in a Flip-Chip Package With and Without Underfill
J. Electron. Packag (December,1998)
Interfacial Delamination Near Solder Bumps and UBM in Flip-Chip Packages
J. Electron. Packag (September,2001)
Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages
J. Electron. Packag (December,2001)
Related Chapters
Subsection NB—Class 1 Components
Companion Guide to the ASME Boiler & Pressure Vessel Code, Volume 1, Second Edition
STRUCTURAL RELIABILITY ASSESSMENT OF PIPELINE GIRTH WELDS USING GAUSSIAN PROCESS REGRESSION
Pipeline Integrity Management Under Geohazard Conditions (PIMG)
Subsection NB—Class 1 Components
Companion Guide to the ASME Boiler & Pressure Vessel Codes, Volume 1 Sixth Edition